13.0 OUTPUT COMPARE MODULE

Note: This data sheet summarizes features of this group of dsPIC30F devices and is not intended to be a complete reference source. For more information on the CPU, peripherals, register descriptions and general device functionality, refer to the *dsPIC30F Family Reference Manual* (DS70046).

This section describes the Output Compare module and associated operational modes. The features provided by this module are useful in applications requiring operational modes such as:

- · Generation of Variable Width Output Pulses
- · Power Factor Correction

Figure 13-1 depicts a block diagram of the Output Compare module.


The key operational features of the Output Compare module include:

- · Timer2 and Timer3 Selection mode
- · Simple Output Compare Match mode
- · Dual Output Compare Match mode
- · Simple PWM mode
- Output Compare during Sleep and Idle modes
- Interrupt on Output Compare/PWM Event

These operating modes are determined by setting the appropriate bits in the 16-bit OCxCON SFR (where x = 1,2,3,...,N). The dsPIC30F6010 device has 8 compare channels.

OCxRS and OCxR in the figure represent the Dual Compare registers. In the Dual Compare mode, the OCxR register is used for the first compare and OCxRS is used for the second compare.

FIGURE 13-1: OUTPUT COMPARE MODE BLOCK DIAGRAM



© 2004 Microchip Technology Inc. Preliminary DS70119D-page 75

13.1 Timer2 and Timer3 Selection Mode

Each output compare channel can select between one of two 16-bit timers; Timer2 or Timer3.

The selection of the timers is controlled by the OCTSEL bit (OCxCON<3>). Timer2 is the default timer resource for the Output Compare module.

13.2 Simple Output Compare Match

When control bits OCM<2:0> (OCxCON<2:0>) = 001, 010 or 011, the selected output compare channel is configured for one of three simple output compare match modes:

- · Compare forces I/O pin low
- · Compare forces I/O pin high
- · Compare toggles I/O pin

The OCxR register is used in these modes. The OCxR register is loaded with a value and is compared to the selected incrementing timer count. When a compare occurs, one of these compare match modes occurs. If the counter resets to zero before reaching the value in OCxR, the state of the OCx pin remains unchanged.

13.3 Dual Output Compare Match Mode

When control bits OCM<2:0> (OCxCON<2:0>) = 100 or 101, the selected output compare channel is configured for one of two dual output compare modes, which are:

- · Single Output Pulse mode
- · Continuous Output Pulse mode

13.3.1 SINGLE PULSE MODE

For the user to configure the module for the generation of a single output pulse, the following steps are required (assuming timer is off):

- · Determine instruction cycle time Tcy.
- · Calculate desired pulse width value based on Tcy.
- Calculate time to start pulse from timer start value of 0x0000.
- Write pulse width start and stop times into OCxR and OCxRS compare registers (x denotes channel 1, 2, ...,N).
- Set timer period register to value equal to, or greater than, value in OCxRS compare register.
- Set OCM<2:0> = 100.
- Enable timer, TON (TxCON<15>) = 1.

To initiate another single pulse, issue another write to set OCM<2:0> = 100.

13.3.2 CONTINUOUS PULSE MODE

For the user to configure the module for the generation of a continuous stream of output pulses, the following steps are required:

- · Determine instruction cycle time Tcy.
- · Calculate desired pulse value based on Tcy.
- Calculate timer to start pulse width from timer start value of 0x0000.
- Write pulse width start and stop times into OCxR and OCxRS (x denotes channel 1, 2, ...,N) compare registers, respectively.
- Set timer period register to value equal to, or greater than, value in OCxRS compare register.
- Set OCM<2:0> = 101.
- Enable timer, TON (TxCON<15>) = 1.

13.4 Simple PWM Mode

When control bits OCM<2:0> (OCxCON<2:0>) = 110 or 111, the selected output compare channel is configured for the PWM mode of operation. When configured for the PWM mode of operation, OCxR is the Main latch (read only) and OCxRS is the Secondary latch. This enables glitchless PWM transitions.

The user must perform the following steps in order to configure the output compare module for PWM operation:

- Set the PWM period by writing to the appropriate period register.
- 2. Set the PWM duty cycle by writing to the OCxRS register.
- Configure the output compare module for PWM operation.
- Set the TMRx prescale value and enable the Timer, TON (TxCON<15>) = 1.

13.4.1 INPUT PIN FAULT PROTECTION FOR PWM

When control bits OCM<2:0> (OCxCON<2:0>) = 111, the selected output compare channel is again configured for the PWM mode of operation, with the additional feature of input fault protection. While in this mode, if a logic 0 is detected on the OCFA/B pin, the respective PWM output pin is placed in the high impedance input state. The OCFLT bit (OCxCON<4>) indicates whether a FAULT condition has occurred. This state will be maintained until both of the following events have occurred:

- · The external FAULT condition has been removed.
- The PWM mode has been re-enabled by writing to the appropriate control bits.

13.4.2 PWM PERIOD

The PWM period is specified by writing to the PRx register. The PWM period can be calculated using Equation 13-1.

EQUATION 13-1: PWM PERIOD

PWM period = $[(PRx) + 1] \cdot 4 \cdot TOSC \cdot (TMRx prescale value)$


PWM frequency is defined as 1 / [PWM period].

When the selected TMRx is equal to its respective period register, PRx, the following four events occur on the next increment cycle:

- · TMRx is cleared.
- · The OCx pin is set.
 - Exception 1: If PWM duty cycle is 0x0000, the OCx pin will remain low.
- Exception 2: If duty cycle is greater than PRx, the pin will remain high.
- The PWM duty cycle is latched from OCxRS into OCxR.
- · The corresponding timer interrupt flag is set.

See Figure 13-1 for key PWM period comparisons. Timer3 is referred to in the figure for clarity.

FIGURE 13-1: PWM OUTPUT TIMING



13.5 Output Compare Operation During CPU Sleep Mode

When the CPU enters the Sleep mode, all internal clocks are stopped. Therefore, when the CPU enters the Sleep state, the output compare channel will drive the pin to the active state that was observed prior to entering the CPU Sleep state.

For example, if the pin was high when the CPU entered the Sleep state, the pin will remain high. Likewise, if the pin was low when the CPU entered the Sleep state, the pin will remain low. In either case, the output compare module will resume operation when the device wakes up.

13.6 Output Compare Operation During CPU Idle Mode

When the CPU enters the Idle mode, the output compare module can operate with full functionality.

The output compare channel will operate during the CPU Idle mode if the OCSIDL bit (OCxCON<13>) is at logic 0 and the selected time base (Timer2 or Timer3) is enabled and the TSIDL bit of the selected timer is set to logic 0.

13.7 Output Compare Interrupts

The output compare channels have the ability to generate an interrupt on a compare match, for whichever match mode has been selected.

For all modes except the PWM mode, when a compare event occurs, the respective interrupt flag (OCxIF) is asserted and an interrupt will be generated, if enabled. The OCxIF bit is located in the corresponding IFS Status register, and must be cleared in software. The interrupt is enabled via the respective compare interrupt enable (OCxIE) bit, located in the corresponding IEC Control register.

For the PWM mode, when an event occurs, the respective timer interrupt flag (T2IF or T3IF) is asserted and an interrupt will be generated, if enabled. The IF bit is located in the IFS0 Status register, and must be cleared in software. The interrupt is enabled via the respective Timer Interrupt Enable bit (T2IE or T3IE), located in the IEC0 Control register. The output compare interrupt flag is never set during the PWM mode of operation.

DS70119D-page 78

TABLE 13-1: OUTPUT COMPARE REGISTER MAP

| SFR Name | Addr. | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Reset State |
|----------|-------|-------------------------------------|--------------------------------|--------|--------|--------|--------|-------|-----------|---------------------|------------|---------------------|-------|--------|-------|----------|-------|---------------------|
| OC1RS | 0180 | | | | | | | Outpi | ut Compai | re 1 Secon | dary Regi | ster | | | | | | 0000 0000 0000 0000 |
| OC1R | 0182 | | | | | | | Oı | utput Com | pare 1 Ma | in Registe | r | | | | | | 0000 0000 0000 0000 |
| OC1CON | 0184 | _ | _ | OCSIDL | _ | _ | _ | _ | _ | _ | _ | _ | OCFLT | OCTSEL | | OCM<2:0> | | 0000 0000 0000 0000 |
| OC2RS | 0186 | | | | | | | Outp | ut Compai | re 2 Secon | dary Regi | ster | | | | | | 0000 0000 0000 0000 |
| OC2R | 0188 | | | | | | | Oı | utput Com | pare 2 Ma | in Registe | r | | | | | | 0000 0000 0000 0000 |
| OC2CON | 018A | _ | _ | OCSIDL | _ | - | _ | _ | _ | _ | _ | _ | OCFLT | OCTSE | | OCM<2:0> | | 0000 0000 0000 0000 |
| OC3RS | 018C | | | | | | | Outp | ut Compai | re 3 Secon | ıdary Regi | ster | | | | | | 0000 0000 0000 0000 |
| OC3R | 018E | | Output Compare 3 Main Register | | | | | | | | | 0000 0000 0000 0000 | | | | | | |
| OC3CON | 0190 | _ | OCSIDL OCFLT OCTSEL OCM<2:0> | | | | | | | 0000 0000 0000 0000 | | | | | | | | |
| OC4RS | 0192 | Output Compare 4 Secondary Register | | | | | | | | | | 0000 0000 0000 0000 | | | | | | |
| OC4R | 0194 | | Output Compare 4 Main Register | | | | | | | 0000 0000 0000 0000 | | | | | | | | |
| OC4CON | 0196 | _ | _ | OCSIDL | _ | _ | _ | _ | _ | _ | _ | _ | OCFLT | OCTSEL | | OCM<2:0> | • | 0000 0000 0000 0000 |
| OC5RS | 0198 | | | | | | | Outp | ut Compai | re 5 Secon | ıdary Regi | ster | | | | | | 0000 0000 0000 0000 |
| OC5R | 019A | | | | | | | Οι | tput Com | pare 5 Ma | in Registe | r | | | | | | 0000 0000 0000 0000 |
| OC5CON | 019C | _ | _ | OCSIDL | _ | _ | _ | _ | _ | _ | _ | _ | OCFLT | OCTSEL | | OCM<2:0> | • | 0000 0000 0000 0000 |
| OC6RS | 019E | | | | | | | Outp | ut Compai | re 6 Secon | ıdary Regi | ster | | | | | | 0000 0000 0000 0000 |
| OC6R | 01A0 | | | | | | | Οι | tput Com | pare 6 Ma | in Registe | r | | | | | | 0000 0000 0000 0000 |
| OC6CON | 01A2 | _ | _ | OCSIDL | _ | _ | _ | _ | _ | _ | _ | _ | OCFLT | OCTSEL | | OCM<2:0> | • | 0000 0000 0000 0000 |
| OC7RS | 01A4 | | | | | | | Outp | ut Compai | re 7 Secon | ıdary Regi | ster | | | | | | 0000 0000 0000 0000 |
| OC7R | 01A6 | | | | | | | Οι | tput Com | pare 7 Ma | in Registe | r | | | | | | 0000 0000 0000 0000 |
| OC7CON | 01A8 | _ | _ | OCSIDL | _ | _ | _ | _ | _ | _ | _ | _ | OCFLT | OCTSEL | | OCM<2:0 | • | 0000 0000 0000 0000 |
| OC8RS | 01AA | | | | | | | Outp | ut Compai | re 8 Secon | dary Regi | ster | | • | | | | 0000 0000 0000 0000 |
| OC8R | 01AC | | | | | | | Oı | tput Com | pare 8 Ma | in Registe | r | | | | | | 0000 0000 0000 0000 |
| OC8CON | 01AE | _ | | OCSIDL | _ | _ | _ | _ | _ | _ | _ | _ | OCFLT | OCTSEL | | OCM<2:0> | | 0000 0000 0000 0000 |

Legend: u = uninitialized bit

Note: Refer to dsPIC30F Family Reference Manual (DS70046) for descriptions of register bit fields.



Section 14. Output Compare

HIGHLIGHTS

This section of the manual contains the following major topics:

| 14.1 | Introduction | 14-2 |
|------|-------------------------------------------------|---------|
| 14.2 | Output Compare Registers | 14-3 |
| 14.3 | Modes of Operation | 14-4 |
| 14.4 | Output Compare Operation in Power Saving States | . 14-23 |
| 14.5 | I/O Pin Control | . 14-23 |
| 14.6 | Design Tips | . 14-26 |
| 14.7 | Related Application Notes | . 14-27 |
| 14.8 | Revision History | . 14-28 |


14.1 Introduction

The Output Compare module has the ability to compare the value of a selected time base with the value of one or two compare registers (depending on the Operation mode selected). Furthermore, it has the ability to generate a single output pulse, or a train of output pulses, on a compare match event. Like most dsPIC peripherals, it also has the ability to generate interrupts-on- compare match events.

The dsPIC30F device may have up to eight output compare channels, designated OC1, OC2, OC3, etc. Refer to the specific device data sheet for the number of channels available in a particular device. All output compare channels are functionally identical. In this section, an 'x' in the pin, register or bit name denotes the specific output compare channel.

Each output compare channel can use one of two selectable time bases. The time base is selected using the OCTSEL bit (OCxCON<3>). Please refer to the device data sheet for the specific timers that can be used with each output compare channel number.

Figure 14-1: Output Compare Module Block Diagram



- **Note 1:** Where 'x' is shown, reference is made to the registers associated with the respective output compare channels 1 through 8.
 - 2: OCFA pin controls OC1-OC4 channels. OCFB pin controls OC5-OC8 channels.
 - 3: Each output compare channel can use one of two selectable time bases. Refer to the device data sheet for the time bases associated with the module.

14.2 Output Compare Registers

Each output compare channel has the following registers:

- OCxCON: the control register for the channel
- · OCxR: a data register for the output compare channel
- OCxRS: a secondary data register for the output compare channel

The control registers for the 8 compare channels are named OC1CON through OC8CON. All 8 control registers have identical bit definitions. They are represented by a common register definition below. The 'x' in OCxCON represents the output compare channel number.

Register 14-1: OCxCON: Output Compare x Control Register

| Upper Byte | : | | | | | | |
|-------------------|-----|--------|-----|-----|-----|-----|-------|
| U-0 | U-0 | R/W-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| _ | _ | OCSIDL | _ | _ | _ | _ | _ |
| bit 15 | | | | | | | bit 8 |

| Lower Byte | Lower Byte: | | | | | | | | | | | | | | |
|------------|-------------|-----|---------|--------|-------|----------|-------|--|--|--|--|--|--|--|--|
| U-0 | U-0 | U-0 | R-0, HC | R/W-0 | R/W-0 | R/W-0 | R/W-0 | | | | | | | | |
| _ | _ | _ | OCFLT | OCTSEL | | OCM<2:0> | | | | | | | | | |
| bit 7 | | | | | | | bit 0 | | | | | | | | |

- bit 15-14 Unimplemented: Read as '0'
- bit 13 OCSIDL: Stop Output Compare in Idle Mode Control bit
 - 1 = Output compare x will halt in CPU Idle mode
 - 0 = Output compare x will continue to operate in CPU Idle mode
- bit 12-5 **Unimplemented:** Read as '0'
- bit 4 OCFLT: PWM Fault Condition Status bit
 - 1 = PWM Fault condition has occurred (cleared in HW only)
 - 0 = No PWM Fault condition has occurred (This bit is only used when OCM<2:0> = 111.)
- bit 3 OCTSEL: Output Compare Timer Select bit
 - 1 = Timer3 is the clock source for compare x
 - 0 = Timer2 is the clock source for compare x

Note: Refer to the device data sheet for specific time bases available to the output compare module.

- bit 2-0 OCM<2:0>: Output Compare Mode Select bits
 - 111 = PWM mode on OCx, Fault pin enabled
 - 110 = PWM mode on OCx, Fault pin disabled
 - 101 = Initialize OCx pin low, generate continuous output pulses on OCx pin
 - 100 = Initialize OCx pin low, generate single output pulse on OCx pin
 - 011 = Compare event toggles OCx pin
 - 010 = Initialize OCx pin high, compare event forces OCx pin low
 - 001 = Initialize OCx pin low, compare event forces OCx pin high
 - 000 = Output compare channel is disabled

Legend:

HC = Cleared in Hardware

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

dsPIC30F Family Reference Manual

14.3 Modes of Operation

Each output compare module has the following modes of operation:

- · Single Compare Match mode
- · Dual Compare Match mode generating
 - Single Output Pulse
 - Continuous Output Pulses
- · Simple Pulse Width Modulation mode
 - with Fault Protection Input
 - without Fault Protection Input
 - **Note 1:** It is recommended that the user turn off the output compare module (i.e., clear OCM<2:0> (OCxCON<2:0>)) before switching to a new mode.
 - 2: In this section, a reference to any SFRs associated with the selected timer source is indicated by a 'y' suffix. For example, PRy is the Period register for the selected timer source, while TyCON is the Timer Control register for the selected timer source.

14.3.1 Single Compare Match Mode

When control bits OCM<2:0> (OCxCON<2:0>) are set to '001', '010' or '011', the selected output compare channel is configured for one of three Single Output Compare Match modes.


In the Single Compare mode, the OCxR register is loaded with a value and is compared to the selected incrementing timer register, TMRy. On a compare match event, one of the following events will take place:


- Compare forces OCx pin high, initial state of pin is low. Interrupt is generated on the single compare match event.
- Compare forces OCx pin low, initial state of pin is high. Interrupt is generated on the single compare match event.
- Compare toggles OCx pin. Toggle event is continuous and an interrupt is generated for each toggle event.

14.3.1.1 Compare Mode Output Driven High

To configure the output compare module for this mode, set control bits OCM<2:0> = '001'. The compare time base should also be enabled. Once this Compare mode has been enabled, the output pin, OCx, will be initially driven low and remain low until a match occurs between the TMRy and OCxR registers. Referring to Figure 14-2, there are some key timing events to note:

- The OCx pin is driven high one instruction clock after the compare match occurs between the compare time base and the OCxR register. The OCx pin will remain high until a mode change has been made, or the module is disabled.
- The compare time base will count up to the value contained in the associated period register and then reset to 0x0000 on the next instruction clock.
- The respective channel interrupt flag, OCxIF, is asserted 2 instruction clocks after the OCx pin is driven high.





Note: An 'x' represents the output compare channel number. A 'y' represents the time base number.

14.3.1.2 Compare Mode Output Driven Low

To configure the output compare module for this mode, set control bits OCM<2:0> = '010'. The compare time base must also be enabled. Once this Compare mode has been enabled, the output pin, OCx, will be initially driven high and remain high until a match occurs between the Timer and OCxR registers. Referring to Figure 14-3, there are some key timing events to note:

- The OCx pin is driven low one instruction clock after the compare match occurs between the compare time base and the OCxR register. The OCx pin will remain low until a mode change has been made, or the module is disabled.
- The compare time base will count up to the value contained in the associated period register and then reset to 0x0000 on the next instruction clock.
- The respective channel interrupt flag, OCxIF, is asserted 2 instruction clocks after OCx pin is driven low.




Figure 14-3: Single Compare Mode: Force OCx Low on Compare Match Event

14.3.1.3 Single Compare Mode Toggle Output


Note:

To configure the output compare module for this mode, set control bits OCM<2:0> = '011'. In addition, Timer 2 or Timer 3 must be selected and enabled. Once this Compare mode has been enabled, the output pin, OCx, will be initially driven low and then toggle on each and every subsequent match event between the Timer and OCxR registers. Referring to Figure 14-4 and Figure 14-5, there are some key timing events to note:

- The OCx pin is toggled one instruction clock after the compare match occurs between the compare time base and the OCxR register. The OCx pin will remain at this new state until the next toggle event, or until a mode change has been made, or the module is disabled.
- The compare time base will count up to the contents in the period register and then reset to 0x0000 on the next instruction clock.
- The respective channel interrupt flag, OCxIF, is asserted 2 instruction clocks after the OCx pin is toggled.


The internal OCx pin output logic is set to a logic '0' on a device Reset. However, the operational OCx pin state for the Toggle mode can be set by the user software. Example 14-1 shows a code example for defining the desired initial OCx pin state in the Toggle mode of operation.

Figure 14-4: Single Compare Mode: Toggle Output on Compare Match Event (PR2 > OCxR)



Note: An 'x' represents the output compare channel number. A 'y' represents the time base number.

Figure 14-5: Single Compare Mode: Toggle Output on Compare Match Event (PR2 = OCxR)



Note: An 'x' represents the output compare channel number. A 'y' represents the time base number.

Example 14-1: Compare Mode Toggle Mode Pin State Setup

```
The following code example illustrates how to define the initial
OC1 pin state for the output compare toggle mode of operation.
Toggle mode with initial OC1 pin state set low
MOV
       0x0001, w0
                  ; load setup value into w0
MOV
       w0, OC1CON ; enable module for OC1 pin low, toggle high
BSET OC1CON, #1
                    ; set module to toggle mode with initial pin
                      ; state low
Toggle mode with initial OC1 pin state set high
MOV
       0x0002, w0
                     ; load setup value into w0
MOV
       w0, OC1CON
                     ; enable module for OC1 pin high, toggle low
BSET
       OC1CON, #0
                     ; set module to toggle mode with initial pin
                     ; state high
```

Example 14-2 shows example code for the configuration and interrupt service of the Single Compare mode toggle event.

Example 14-2: Compare Mode Toggle Setup and Interrupt Servicing

```
The following code example will set the Output Compare 1 module
  for interrupts on the toggle event and select Timer 2 as the clock
  source for the compare time-base. It is assumed in that Timer 2
 and Period Register 2 are properly configured. Timer 2 will
be enabled here.
                               ; Turn off Output Compare 1 Module.
; Load the working register with the new
; compare mode and write to OC1CON
; Initialize Compare Register 1
  CLR
           OC1CON
  MOV
           #0x0003, w0
           w0, OC1CON
  VOM
           #0x0500, w0
  VOM
                               ; with 0x0500
  MOV
          w0, OC1R
           IPCO, #OC1IPO ; Setup Output Compare 1 interrupt for
  BSET
  BCLR
           IPCO, #OC1IP1 ; desired priority level
           IPCO, #OC1IP2 ; (this example assigns level 1 priority)
  BCLR
          IFSO, #OC1IF ; Clear Output Compare 1 Incol___
IECO, #OC1IE ; Enable Output Compare 1 interrupts

- Start Timer2 with assumed settings
                               ; Clear Output Compare 1 interrupt flag
  BCT<sub>2</sub>R
  BSET
  BSET
 Example code for Output Compare 1 ISR:
OC1Interrupt:
  BCLR IFSO, #OC1IF
                                 ; Reset respective interrupt flag
                                 ; Remaining user code here
  RETFIE
                                 ; Return from ISR
```

14.3.2 Dual Compare Match Mode

When control bits OCM<2:0> = '100' or '101' (OCxCON<2:0>), the selected output compare channel is configured for one of two Dual Compare Match modes which are:

- · Single Output Pulse mode
- · Continuous Output Pulse mode

In the Dual Compare mode, the module uses both the OCxR and OCxRS registers for the compare match events. The OCxR register is compared against the incrementing timer count, TMRy, and the leading (rising) edge of the pulse is generated at the OCx pin, on a compare match event. The OCxRS register is then compared to the same incrementing timer count, TMRy, and the trailing (falling) edge of the pulse is generated at the OCx pin, on a compare match event.

14.3.2.1 Dual Compare Mode: Single Output Pulse

To configure the Output Compare module for the Single Output Pulse mode, set control bits OCM<2:0>='100'. In addition, the compare time base must be selected and enabled. Once this mode has been enabled, the output pin, OCx, will be driven low and remain low until a match occurs between the time base and OCxR registers. Referring to Figure 14-6 and Figure 14-7, there are some key timing events to note:

- The OCx pin is driven high one instruction clock after the compare match occurs between
 the compare time base and OCxR register. The OCx pin will remain high until the next
 match event occurs between the time base and the OCxRS register. At this time, the pin
 will be driven low. The OCx pin will remain low until a mode change has been made, or the
 module is disabled.
- The compare time base will count up to the value contained in the associated period register and then reset to 0x0000 on the next instruction clock.
- If the time base period register contents are less than the OCxRS register contents, then no
 falling edge of the pulse is generated. The OCx pin will remain high until
 OCxRS <= PRy, or a mode change or Reset condition has occurred.
- The respective channel interrupt flag, OCxIF, is asserted 2 instruction clocks after the OCx pin is driven low (falling edge of single pulse).

Figure 14-6 depicts the General Dual Compare mode generating a single output pulse. Figure 14-7 depicts another timing example where OCxRS > PRy. In this example, no falling edge of the pulse is generated since the compare time base resets before counting up to 0x4100.

Figure 14-6: **Dual Compare Mode**





Figure 14-7: **Dual Compare Mode: Single Output Pulse (OCxRS > PR2)**



14.3.2.2 Setup for Single Output Pulse Generation

When control bits OCM<2:0> (OCxCON<2:0>) are set to '100', the selected output compare channel initializes the OCx pin to the low state and generates a single output pulse.

To generate a single output pulse, the following steps are required (these steps assume timer source is initially turned off, but this is not a requirement for the module operation):

- Determine the instruction clock cycle time. Take into account the frequency of the external clock to the timer source (if one is used) and the timer prescaler settings.
- 2. Calculate time to the rising edge of the output pulse relative to the TMRy start value (0x0000).
- Calculate the time to the falling edge of the pulse based on the desired pulse width and the time to the rising edge of the pulse.
- 4. Write the values computed in steps 2 and 3 above into the compare register, OCxR, and the secondary compare register, OCxRS, respectively.
- Set timer period register, PRy, to value equal to or greater than value in OCxRS, the secondary compare register.
- 6. Set OCM<2:0> = '100' and the OCTSEL (OCxCON<3>) bit to the desired timer source. The OCx pin state will now be driven low.
- 7. Set the TON (TyCON<15>) bit to '1', which enables the compare time base to count.
- 8. Upon the first match between TMRy and OCxR, the OCx pin will be driven high.
- 9. When the incrementing timer, TMRy, matches the secondary compare register, OCxRS, the second and trailing edge (high-to-low) of the pulse is driven onto the OCx pin. No additional pulses are driven onto the OCx pin and it remains at low. As a result of the second compare match event, the OCxIF interrupt flag bit set, which will result in an interrupt if it is enabled, by setting the OCxIE bit. For further information on peripheral interrupts, refer to Section 6. "Reset Interrupts".
- 10. To initiate another single pulse output, change the timer and compare register settings, if needed, and then issue a write to set OCM<2:0> (OCxCON<2:0>) bits to '100'. Disabling and re-enabling of the timer and clearing the TMRy register are not required, but may be advantageous for defining a pulse from a known event time boundary.

The output compare module does not have to be disabled after the falling edge of the output pulse. Another pulse can be initiated by rewriting the value of the OCxCON register.

Example 14-3 shows example code for configuration of the single output pulse event.

Example 14-3: Single Output Pulse Setup and Interrupt Servicing

```
The following code example will set the Output Compare 1 module
for interrupts on the single pulse event and select Timer 2
as the clock source for the compare time base. It is assumed
 that Timer 2 and Period Register 2 are properly initialized.
 Timer 2 will be enabled here.
           OC1CON ; Turn off Output Compare 1 Module.

#0x0004, w0 ; Load the working register with the new

W0, OC1CON ; compare mode and write to OC1CON

#0x3000, w0 ; Initialize Compare Register 1
  MOV
  MOV
  VOM
           W0, OC1R
                                 ; with 0x3000
          #0x3003, w0
  MOV
                                 ; Initialize Secondary Compare Register 1
  MOV
           W0, OC1RS
                                 ; with 0x3003
           IPCO, #OC1IPO ; Setup Output Compare 1 interrupt for
  BSET
         IPCO, #OC1IP1 ; desired priority level
IPCO, #OC1IP2 ; (this example assigns level 1 priority)
IFSO, #OC1IF ; Clear Output Compare 1 interrupt flag
IECO, #OC1IE ; Enable Output Compare 1 interrupts
  BCLR
  BCLR
  BCLR
  BSET
  BSET
         T2CON, #TON
                                 ; Start Timer2 with assumed settings
  Example code for Output Compare 1 ISR:
OC1Interrupt:
  BCLR IFSO, #OC1IF
                                   ; Reset respective interrupt flag
                                   ; Remaining user code here
  RETFIE
                                   ; Return from ISR
```

14.3.2.3 Special Cases for Dual Compare Mode Generating a Single Output Pulse

Depending on the relationship of the OCxR, OCxRS and PRy values, the output compare module has a few unique conditions which should be understood. These special conditions are specified in Table 14-1, along with the resulting behavior of the module.

Table 14-1: Special Cases for Dual Compare Mode Generating a Single Output Pulse

| SFR Logical Relationship | Special Conditions | Operation | Output at OCx |
|----------------------------------|---------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------------------------------------------------------------|
| PRy >= OCxRS and OCxRS > OCxR | OCxR = 0 Initialize TMRy = 0 | In the first iteration of the TMRy counting from 0×0000 up to PRy, the OCx pin remains low, no pulse is generated. After the TMRy resets to zero (on period match), the OCx pin goes high due to match with OCxR. Upon the next TMRy to OCxRS match, the OCx pin goes low and remains there. The OCxIF bit will be set as a result of the second compare. There are two alternative initial conditions to consider: a] Initialize TMRy = 0 and set OCxR >= 1 b] Initialize TMRy = PRy (PRy > 0) and set OCxR = 0 | Pulse will be delayed by the value in the PRy register depending on setup |
| PRy >= OCxR and OCxR >= OCxRS | OCxR >= 1 and PRy >= 1 | TMRy counts up to OCxR and on a compare match event (i.e., TMRy = OCxR), the OCx pin is driven to a high state. TMRy then continues to count and eventually resets on period match (i.e., PRy =TMRy). The timer then restarts from 0x0000 and counts up to OCxRS, and on a compare match event (i.e., TMRy = OCxRS), the OCx pin is driven to a low state. The OCxIF bit will be set as a result of the second compare. | Pulse |
| OCxRS > PRy and PRy >= OCxR | None | Only the rising edge will be generated at the OCx pin. The OCxIF will not be set. | Rising edge/ transition to high |
| OCxR = OCxRS = PRy = 0x0000 | None | An output pulse delayed 2 instruction clock periods upon the match of the timer and period register is generated at the OCx pin. The OCxIF bit will be set as a result of the second compare. | Delayed pulse |
| OCxR > PRy | None | Unsupported mode, timer resets prior to match condition. | Remains low |

Note 1: In all the cases considered herein, the TMRy register is assumed to be initialized to 0x0000.

^{2:} OCxR = Compare Register, OCxRS = Secondary Compare Register, TMRy = Timery Count, PRy = Timery Period Register.

14.3.2.4 Dual Compare Mode: Continuous Output Pulses

To configure the output compare module for this mode, set control bits OCM<2:0> = '101'. In addition, the compare time base must be selected and enabled. Once this mode has been enabled, the output pin, OCx, will be driven low and remain low until a match occurs between the compare time base and OCxR register. Referring to Figure 14-8 and Figure 14.3.2.5, there are some key timing events to note:

- The OCx pin is driven high one instruction clock after the compare match occurs between the compare time base and OCxR register. The OCx pin will remain high until the next match event occurs between the time base and the OCxRS register, at which time the pin will be driven low. This pulse generation sequence of a low-to-high and high-to-low edge will repeat on the OCx pin without further user intervention.
- Continuous pulses will be generated on the OCx pin until a mode change is made, or the module is disabled.
- The compare time base will count up to the value contained in the associated period register and then reset to 0x0000 on the next instruction clock.
- If the compare time base period register value is less than the OCxRS register value, then
 no falling edge is generated. The OCx pin will remain high until OCxRS <= PR2, a mode
 change is made, or the device is reset.
- The respective channel interrupt flag, OCxIF, is asserted 2 instruction clocks after the OCx pin is driven low (falling edge of single pulse).

Figure 14-8 depicts the General Dual Compare mode generating a continuous output pulse. Figure 14.3.2.5 depicts another timing example where OCxRS > PRy. In this example, no falling edge of the pulse is generated, since the time base will reset before counting up to the contents of OCxRS.




Figure 14-8: Dual Compare Mode: Continuous Output Pulse (PR2 = OCxRS)

1 Instruction Clock Period 3000 3002 3003 0000 3000 3001 3002 3003 TMRv 0000 TMRy Resets Here TMRy Resets Here PRy 3003 3000 **OCxR OCxRS** 3003 OCx pin Compare Interrupt does not Occur **OCxIF** Note 1: An 'x' represents the output compare channel number. A 'y' represents the time base number. 2: OCxR = Compare Register, OCxRS = Secondary Compare Register.

Figure 14-9: Dual Compare Mode: Continuous Output Pulse (PR2 = OCxRS)

14.3.2.5 Setup for Continuous Output Pulse Generation

When control bits OCxM<2:0> (OCxCON<2:0>) are set to '101', the selected output compare channel initializes the OCx pin to the low state and generates output pulses on each and every compare match event.

For the user to configure the module for the generation of a continuous stream of output pulses, the following steps are required (these steps assume timer source is initially turned off, but this is not a requirement for the module operation):

- 1. Determine the instruction clock cycle time. Take into account the frequency of the external clock to the timer source (if one is used) and the timer prescaler settings.
- 2. Calculate time to the rising edge of the output pulse relative to the TMRy start value (0×0000) .
- 3. Calculate the time to the falling edge of the pulse, based on the desired pulse width and the time to the rising edge of the pulse.
- 4. Write the values computed in step 2 and 3 above into the compare register, OCxR, and the secondary compare register, OCxRS, respectively.
- Set timer period register, PRy, to value equal to or greater than value in OCxRS, the secondary compare register.
- 6. Set OCM<2:0> = '101' and the OCTSEL (OCxCON<3>) bit to the desired timer source. The OCx pin state will now be driven low.
- 7. Enable the compare time base by setting the TON (TyCON<15>) bit to '1'.
- 8. Upon the first match between TMRy and OCxR, the OCx pin will be driven high.
- 9. When the compare time base, TMRy, matches the secondary compare register, OCxRS, the second and trailing edge (high-to-low) of the pulse is driven onto the OCx pin.
- 10. As a result of the second compare match event, the OCxIF interrupt flag bit set.
- 11. When the compare time base and the value in its respective period register match, the TMRy register resets to 0x0000 and resumes counting.
- 12. Steps 8 through 11 are repeated and a continuous stream of pulses is generated, indefinitely. The OCxIF flag is set on each OCxRS-TMRy compare match event.

Example 14-4 shows example code for configuration of the continuous output pulse event.

Example 14-4: Continuous Output Pulse Setup and Interrupt Servicing

```
The following code example will set the Output Compare 1 module
for interrupts on the continuous pulse event and select Timer 2
as the clock source for the compare time-base. It is assumed
 that Timer 2 and Period Register 2 are properly configured.
 Timer 2 will be enabled here.
                               ; Turn off Output Compare 1 Module.
; Load the working register with the new
; compare mode and write to OC1CON
; Initialize Compare Register 1
           OC1CON
           #0x0005, W0
W0, OC1CON
  MOV
  MOV
  VOM
           #0x3000, W0
           W0, OC1R
                                 ; with 0x3000
          #0x3003, W0
  MOV
                                ; Initialize Secondary Compare Register 1
  MOV
           W0, OC1RS
                                 ; with 0x3003
           IPCO, #OC1IPO ; Setup Output Compare 1 interrupt for
  BSET
         IPCO, #OC1IP1 ; desired priority level
IPCO, #OC1IP2 ; (this example assigns level 1 priority)
IFSO, #OC1IF ; Clear Output Compare 1 interrupt flag
IECO, #OC1IE ; Enable Output Compare 1 interrupts
  BCLR
  BCLR
  BCLR
  BSET
  BSET
         T2CON, #TON
                                ; Start Timer2 with assumed settings
  Example code for Output Compare 1 ISR:
OC1Interrupt:
  BCLR IFSO, #OC1IF
                                  ; Reset respective interrupt flag
                                  ; Remaining user code here
  RETFIE
                                  ; Return from ISR
```

14.3.2.6 Special Cases for Dual Compare Mode Generating Continuous Output Pulses

Depending on the relationship of the OCxR, OCxRS and PRy values, the output compare module may not provide the expected results. These special cases are specified in Table 14-2, along with the resulting behavior of the module.

Table 14-2: Special Cases for Dual Compare Mode Generating Continuous Output Pulses

| SFR Logical Relationship | Special Conditions | Operation | Output at OCx |
|----------------------------------|---------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------|
| PRy >= OCxRS and OCxRS > OCxR | OCxR = 0 Initialize TMRy = 0 | In the first iteration of the TMRy counting from 0x0000 up to PRy, the OCx pin remains low, no pulse is generated. After the TMRy resets to zero (on period match), the OCx pin goes high. Upon the next TMRy to OCxRS match, the OCx pin goes low. If OCxR = 0 and PRy = OCxRS, the pin will remain low for one clock cycle, then be driven high until the next TMRy to OCxRS match. The OCxIF bit will be set as a result of the second compare. There are two alternative initial conditions to consider: a] Initialize TMRy = 0 and set OCxR >= 1 b] Initialize TMRy = PRy (PRy > 0) and set OCxR = 0 | Continuous pulses with the first pulse delayed by the value in the PRy register, depending on setup. |
| PRy >= OCxR and OCxR >= OCxRS | OCxR >= 1 and PRy >= 1 | TMRy counts up to OCxR and on a compare match event (i.e., TMRy = OCxR), the OCx pin is driven to a high state. TMRy then continues to count and eventually resets on period match (i.e., PRy =TMRy). The timer then restarts from 0x0000 and counts up to OCxRS, and on a compare match event (i.e., TMRy = OCxR), the OCx pin is driven to a low state. The OCxIF bit will be set as a result of the second compare. | Continuous pulses |
| OCxRS > PRy and PRy >= OCxR | None | Only one transition will be generated at the OCx pin until the OCxRS register contents have been changed to a value less than or equal to the period register contents (PRy). OCxIF is not set until then. | Rising edge/ transition to high |
| OCxR = OCxRS = PRy = 0x0000 | None | Continuous output pulses are generated at the OCx pin. The first pulse is delayed 2 instruction clock periods upon the match of the timer and period register. The OCxIF bit will be set as a result of the second compare. | First pulse is delayed. Continuous pulses are generated. |
| OCxR > PRy | None | Unsupported mode, Timer resets prior to match condition. | Remains low |

Note 1: In all the cases considered herein, the TMRy register is assumed to be initialized to 0x0000.

^{2:} OCxR = Compare Register, OCxRS = Secondary Compare Register, TMRy = Timery Count, PRy = Timery Period Register.

14.3.3 Pulse Width Modulation Mode

When control bits OCM<2:0> (OCxCON<2:0>) are set to '110' or '111', the selected output compare channel is configured for the PWM (Pulse Width Modulation) mode of operation.

The following two PWM modes are available:

- PWM without Fault Protection Input
- PWM with Fault Protection Input

The OCFA or OCFB Fault input pin is utilized for the second PWM mode. In this mode, an asynchronous logic level '0' on the OCFx pin will cause the selected PWM channel to be shutdown. (Described in **Section 14.3.3.1**, "PWM with Fault Protection Input Pin".)

In PWM mode, the OCxR register is a read only slave duty cycle register and OCxRS is a buffer register that is written by the user to update the PWM duty cycle. On every timer to period register match event (end of PWM period), the duty cycle register, OCxR, is loaded with the contents of OCxRS. The TyIF interrupt flag is asserted at each PWM period boundary.


The following steps should be taken when configuring the output compare module for PWM operation:

- 1. Set the PWM period by writing to the selected timer period register (PRy).
- Set the PWM duty cycle by writing to the OCxRS register.
- 3. Write the OxCR register with the initial duty cycle.
- 4. Enable interrupts, if required, for the timer and output compare modules. The output compare interrupt is required for PWM Fault pin utilization.
- 5. Configure the output compare module for one of two PWM Operation modes by writing to the Output Compare mode bits OCM<2:0> (OCxCON<2:0>).
- 6. Set the TMRy prescale value and enable the time base by setting TON (TxCON<15>) = 1.

Note: The OCxR register should be initialized before the Output Compare module is first enabled. The OCxR register becomes a read only duty cycle register when the module is operated in the PWM modes. The value held in OCxR will become the PWM duty cycle for the first PWM period. The contents of the duty cycle buffer register, OCxRS, will not be transferred into OCxR until a time base period match occurs.

An example PWM output waveform is shown in Figure 14-10.

Figure 14-10: PWM Output Waveform



- 1) Timery is cleared and new duty cycle value is loaded from OCxRS into OCxR.
- (2) Timer value equals value in the OCxR register, OCx Pin is driven low.
- Timer overflow, value from OCxRS is loaded into OCxR, OCx pin driven high. TylF interrupt flag is asserted.

14.3.3.1 PWM with Fault Protection Input Pin

When the Output Compare mode bits, OCM<2:0> (OCxCON<2:0>), are set to '111', the selected output compare channel is configured for the PWM mode of operation. All functions described in **Section 14.3.3, "Pulse Width Modulation Mode"** apply, with the addition of input Fault protection.

Fault protection is provided via the OCFA and OCFB pins. The OCFA pin is associated with the output compare channels 1 through 4, while the OCFB pin is associated with the output compare channels 5 through 8.

If a logic '0' is detected on the OCFA/OCFB pin, the selected PWM output pin(s) are placed in the high impedance state. The user may elect to provide a pull-down or pull-up resistor on the PWM pin to provide for a desired state if a Fault condition occurs. The shutdown of the PWM output is immediate and is not tied to the device clock source. This state will remain until:

- The external Fault condition has been removed and
- The PWM mode is re-enabled by writing to the appropriate mode bits, OCM<2:0> (OCxCON<2:0>).

As a result of the Fault condition, the respective interrupt flag, OCxIF bit, is asserted and an interrupt will be generated, if enabled. Upon detection of the Fault condition, the OCFLT bit (OCx-CON<4>) is asserted high (logic '1'). This bit is a read only bit and will only be cleared once the external Fault condition has been removed and the PWM mode is re-enabled, by writing to the appropriate mode bits, OCM<2:0> (OCxCON<2:0>).

Note: The external Fault pins, if enabled for use, will continue to control the OCx output pins, while the device is in Sleep or Idle mode.

14.3.3.2 PWM Period

The PWM period is specified by writing to PRy, the Timery period register. The PWM period can be calculated using the following formula:

Equation 14-1: Calculating the PWM Period

Note:

PWM Period = [(PRy) + 1] • TCY • (TMRy Prescale Value)

PWM Frequency = 1/[PWM Period]

A PRy value of N will produce a PWM period of N + 1 time base count cycles. For example: a value of 7 written into the PRy register will yield a period consisting of 8 time base cycles.

14.3.3.3 PWM Duty Cycle

The PWM duty cycle is specified by writing to the OCxRS register. The OCxRS register can be written to at any time, but the duty cycle value is not latched into OCxR until a match between PRy and TMRy occurs (i.e., the period is complete). This provides a double buffer for the PWM duty cycle and is essential for glitchless PWM operation. In the PWM mode, OCxR is a read only register.

Some important boundary parameters of the PWM duty cycle include:

- If the duty cycle register, OCxR, is loaded with 0x0000, the OCx pin will remain low (0% duty cycle).
- If OCxR is greater than PRy (timer period register), the pin will remain high (100% duty cycle).
- If OCxR is equal to PRy, the OCx pin will be low for one time base count value and high for all other count values.

See Figure 14-11 for PWM mode timing details. Table 14-3 and Table 14-4 show example PWM frequencies and resolutions for a device operating at 10 and 30 MIPs, respectively.

Equation 14-2: Calculation for Maximum PWM Resolution

Maximum PWM Resolution (bits) =
$$\frac{\log_{10} \left(\frac{FOSC}{FPWM}\right)}{\log_{10}(2)} \text{ bits}$$

Example 14-5: PWM Period and Duty Cycle Calculation

```
Desired PWM frequency is 52.08 kHz,

Fosc = 10 MHz with x4 PLL (40 MHz device clock rate) (TcY = 4/Fosc))

Timer 2 prescale setting: 1:1

1/52.08 kHz = (PR2+1) • TcY • (Timer 2 prescale value)

19.20 s = (PR2+1) • 0.1 s • (1)

PR2 = 191
```

Find the maximum resolution of the duty cycle that can be used with a 48 kHz frequency and a 40 MHz device clock rate.

```
\begin{array}{lll} 1/52.08 \text{ kHz} & = & 2^{\text{PWM RESOLUTION}} \bullet 1/40 \text{ MHz} \bullet 1 \\ 19.20 \text{ s} & = & 2^{\text{PWM RESOLUTION}} \bullet 25 \text{ ns} \bullet 1 \\ 768 & = & 2^{\text{PWM RESOLUTION}} \\ \log_{10}(768) & = & (\text{PWM Resolution}) \bullet \log_{10}(2) \\ \text{PWM Resolution} & = 9.5 \text{ bits} \end{array}
```

Figure 14-11: PWM Output Timing




Table 14-3: Example PWM Frequencies and Resolutions at 10 MIPs (Fosc = 40 MHz)

| PWM Frequency | 19 Hz | 153 Hz | 305 Hz | 2.44 kHz | 9.77 kHz | 78.1 kHz | 313 kHz |
|-----------------------|--------|--------|--------|----------|----------|----------|---------|
| Timer Prescaler Ratio | 8 | 1 | 1 | 1 | 1 | 1 | 1 |
| Period Register Value | 0xFFFF | 0xFFFF | 0x7FFF | 0x0FFF | 0x03FF | 0x007F | 0x001F |
| Resolution (bits) | 16 | 16 | 15 | 12 | 10 | 7 | 5 |

Table 14-4: Example PWM Frequencies and Resolutions at 30 MIPs (Fosc = 120 MHz)

| PWM Frequency | 57 Hz | 458 Hz | 916 Hz | 7.32 kHz | 29.3 kHz | 234 kHz | 938 kHz |
|-----------------------|--------|--------|--------|----------|----------|---------|---------|
| Timer Prescaler Ratio | 8 | 1 | 1 | 1 | 1 | 1 | 1 |
| Period Register Value | 0xFFFF | 0xFFFF | 0x7FFF | 0x0FFF | 0x03FF | 0x007F | 0x001F |
| Resolution (bits) | 16 | 16 | 15 | 12 | 10 | 7 | 5 |

Example 14-6 shows configuration and interrupt service code for the PWM mode of operation.

Example 14-6: PWM Mode Pulse Setup and Interrupt Servicing

```
The following code example will set the Output Compare 1 module
 for PWM mode w/o FAULT pin enabled, a 50% duty cycle and a
 PWM frequency of 52.08 kHz at Fosc = 40 MHz. Timer2 is selected as
the clock for the PWM time base and Timer2 interrupts
 are enabled.
 CLR
         OC1CON
                            ; Turn off Output Compare 1 Module.
                           ; Initialize Duty Cycle to 0x0060
 MOV
         #0x0060, w0
                           ; Write duty cycle buffer register
; Write OC1R to initial duty cycle value
 MOV
         w0, OC1RS
         w0, OC1R
 MOV
 MOV
         #0x0006, w0
                           ; Load the working register with the new
         w0, OC1CON
 MOV
                           ; compare mode and write to OC1CON
         #0x00BF w0
                           ; Initialize PR2 with 0x00BF
 VOM
 MOV
         w0, PR2
                           ; Setup Timer 2 interrupt for
  BSET
         IPCO, #T2IPO
         IPCO, #T2IP1
                           ; desired priority level
; (this example assigns level 1 priority)
; Clear Timer 2 interrupt flag
 BCLR
         IPCO, #T2IP2
 BCLR
         IFSO, #T21IF
 BCLR
 BSET
         IECO, #T21IE ; Enable Timer 2 interrupts
  BSET T2CON, #TON
                           ; Start Timer2 with assumed settings
 Example code for Timer 2 ISR:
T2Interrupt:
 BCLR IFSO, #T21IF
                            ; Reset respective interrupt flag
                             ; Remaining user code here
  RETETE
                             ; Return from ISR
```

14.4 Output Compare Operation in Power Saving States

14.4.1 Output Compare Operation in Sleep Mode

When the device enters Sleep mode, the system clock is disabled. During Sleep, the output compare channel will drive the pin to the same active state as driven prior to entering Sleep. The module will then halt at this state.

For example, if the pin was high and the CPU entered the Sleep state, the pin will stay high. Likewise, if the pin was low and the CPU entered the Sleep state, the pin will stay low. In both cases when the part wakes up, the output compare module will resume operation.

14.4.2 Output Compare Operation in Idle Mode

When the device enters Idle mode, the system clock sources remain functional and the CPU stops executing code. The OCSIDL bit (OCxCON<13>) selects if the capture module will stop in Idle mode or continue operation in Idle mode.

- If OCSIDL = 1, the module will discontinue operation in Idle mode. The module will perform
 the same procedures when stopped in Idle mode (OCxSIDL = 1) as it does for Sleep mode.
- If OCSIDL = 0, the module will continue operation in Idle only if the selected time base is set to operate in Idle mode. The output compare channel(s) will operate during the CPU Idle mode if the OCSIDL bit is a logic '0'. Furthermore, the time base must be enabled with the respective TxSIDL bit set to a logic '0'.

Note: The external Fault pins, if enabled for use, will continue to control the associated OCx output pins while the device is in Sleep or Idle mode.

14.5 I/O Pin Control

When the output compare module is enabled, the I/O pin direction is controlled by the compare module. The compare module returns the I/O pin control back to the appropriate pin LAT and TRIS control bits when it is disabled.

When the PWM with Fault Protection Input mode is enabled, the OCFx Fault pin must be configured for an input by setting the respective TRIS SFR bit. Enabling this special PWM mode does not configure the OCFx Fault pin as an input.

| Pin Name | Pin Type | Buffer Type | Description | | | | | | | |
|----------|-------------|----------------|--------------------------------------------------|--|--|--|--|--|--|--|
| OC1 | 0 | _ | Output Compare/PWM Channel 1 | | | | | | | |
| OC2 | 0 | _ | Output Compare/PWM Channel 2 | | | | | | | |
| OC3 | 0 | _ | Output Compare/PWM Channel 3 | | | | | | | |
| OC4 | 0 | _ | Output Compare/PWM Channel 4 | | | | | | | |
| OC5 | 0 | _ | Output Compare/PWM Channel 5 | | | | | | | |
| OC6 | 0 | _ | Output Compare/PWM Channel 6 | | | | | | | |
| OC7 | 0 | _ | Output Compare/PWM Channel 7 | | | | | | | |
| OC8 | 0 | _ | Output Compare/PWM Channel 8 | | | | | | | |
| OCFA | I | ST | PWM Fault Protection A Input (For Channels 1-4) | | | | | | | |
| OCFB | Ī | ST | PWM Fault Protection B Input (For Channels 5 -8) | | | | | | | |

Legend: ST = Schmitt Trigger input with CMOS levels, I = Input, O = Output

| Table 14-6: Example Registe | Map Associated with Outp | out Compare Module |
|-----------------------------|--------------------------|--------------------|
|-----------------------------|--------------------------|--------------------|

| SFR Name | Addr. | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Reset State |
|----------|-------|--------|-------------------------------------|--------|--------|--------|--------|--------|-----------|------------|-----------|---------------------|---------------------|---------------------|---------------------|----------|-------|---------------------|
| TMR2 | 0106 | | | | | | | | Tin | ner2 Regis | ster | | | | | | | 0000 0000 0000 0000 |
| TMR3 | 010A | | | | | | | | Tin | ner3 Regis | ster | | | | | | | 0000 0000 0000 0000 |
| PR2 | 010C | | | | | | | | Peri | iod Regist | er 2 | | | | | | | 1111 1111 1111 1111 |
| PR3 | 010E | | | | | | | | Peri | iod Regist | er 3 | | | | | | | 1111 1111 1111 1111 |
| T2CON | 0110 | TON | I | TSIDL | I | _ | _ | _ | _ | _ | TGATE | TCKPS1 | TCKPS0 | T32 | — | TCS | _ | 0000 0000 0000 0000 |
| T3CON | 0112 | TON | _ | TSIDL | _ | _ | _ | _ | _ | _ | TGATE | TCKPS1 | TCKPS0 | _ | _ | TCS | _ | 0000 0000 0000 0000 |
| OC1RS | 0180 | | | | | | | Outp | out Compa | re 1 Seco | ndary Reg | ister | | | | | | uuuu uuuu uuuu uuuu |
| OC1R | 0182 | | | | | | | | Output C | ompare 1 | Register | | | | | | | uuuu uuuu uuuu uuuu |
| OC1CON | 0184 | _ | _ | OCSIDL | _ | _ | _ | _ | _ | _ | _ | _ | OCFLT | OCTSEL | | OCM<2:0> | | 0000 0000 0000 0000 |
| OC2RS | 0186 | | Output Compare 2 Secondary Register | | | | | | | | | | uuuu uuuu uuuu uuuu | | | | | |
| OC2R | 0188 | | | | | | | | Output C | ompare 2 | Register | | | | | | | uuuu uuuu uuuu uuuu |
| OC2CON | 018A | _ | _ | OCSIDL | _ | _ | _ | _ | _ | _ | _ | _ | OCFLT | OCTSEL | | OCM<2:0> | | 0000 0000 0000 0000 |
| OC3RS | 018C | | Output Compare 3 Secondary Register | | | | | | | | | | | | uuuu uuuu uuuu uuuu | | | |
| OC3R | 018E | | Output Compare 3 Register | | | | | | | | | uuuu uuuu uuuu uuuu | | | | | | |
| OC3CON | 0190 | _ | - | OCSIDL | - | _ | _ | _ | _ | _ | _ | _ | OCFLT | OCTSEL | | OCM<2:0> | | 0000 0000 0000 0000 |
| OC4RS | 0192 | | | | | | | Outp | out Compa | re 4 Seco | ndary Reg | ister | | | | | | uuuu uuuu uuuu uuuu |
| OC4R | 0194 | | | | | | | | Output C | ompare 4 | Register | | | | | | | uuuu uuuu uuuu uuuu |
| OC4CON | 0196 | _ | - | OCSIDL | - | _ | _ | _ | _ | _ | _ | _ | OCFLT | OCTSEL | | OCM<2:0> | | 0000 0000 0000 0000 |
| OC5RS | 0198 | | | | | | | Outp | out Compa | re 5 Seco | ndary Reg | ister | | | | | | uuuu uuuu uuuu uuuu |
| OC5R | 019A | | | | | | | | Output C | ompare 5 | Register | | | | | | | uuuu uuuu uuuu uuuu |
| OC5CON | 019C | _ | - | OCSIDL | - | _ | _ | _ | _ | _ | _ | _ | OCFLT | OCTSEL | | OCM<2:0> | | 0000 0000 0000 0000 |
| OC6RS | 019E | | | | | | | Outp | out Compa | re 6 Seco | ndary Reg | ister | | | | | | uuuu uuuu uuuu uuuu |
| OC6R | 01A0 | | | , | | | | | Output C | ompare 6 | Register | | , | | | | | uuuu uuuu uuuu uuuu |
| OC6CON | 01A2 | _ | _ | OCSIDL | _ | _ | _ | _ | _ | _ | _ | _ | OCFLT | OCTSEL | | OCM<2:0> | | 0000 0000 0000 0000 |
| OC7RS | 01A4 | | | | | | | Outp | out Compa | re 7 Seco | ndary Reg | ister | | | | | | uuuu uuuu uuuu uuuu |
| OC7R | 01A6 | | | | | | | | Output C | ompare 7 | Register | | | | | | | uuuu uuuu uuuu uuuu |
| OC7CON | 01A8 | _ | _ | OCSIDL | _ | _ | _ | _ | _ | _ | _ | _ | OCFLT | OCTSEL | | OCM<2:0> | | 0000 0000 0000 0000 |
| OC8RS | 01AA | | | | | | | Outp | out Compa | re 8 Seco | ndary Reg | ister | | | | | | uuuu uuuu uuuu uuuu |
| OC8R | 01AC | | Output Compare 8 Register | | | | | | | | | | | uuuu uuuu uuuu uuuu | | | | |
| OC8CON | 01AE | _ | _ | OCSIDL | _ | _ | _ | _ | _ | _ | _ | _ | OCFLT | OCTSEL | | OCM<2:0> | | 0000 0000 0000 0000 |
| IFS0 | 0084 | CNIF | MI2CIF | SI2CIF | NVMIF | ADIF | U1TXIF | U1RXIF | SPI1IF | T3IF | T2IF | OC2IF | IC2IF | T1IF | OC1IF | IC1IF | INT0 | 0000 0000 0000 0000 |

dsPIC30F Family Reference Manual

Legend: u = uninitialized

Note: The register map will depend on the number of output compare modules on the device. Please refer to the device data sheet for details.

DS70061C-page 14-25

| SFR Name | Addr. | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Reset State |
|----------|-------|--------|-------------|--------|--------|------------|--------|--------|------------|------------|-----------|------------|--------|-------------|---------------------|-------|---------------------|---------------------|
| IFS1 | 0086 | IC6IF | IC5IF | IC4IF | IC3IF | C1IF | SPI2IF | U2TXIF | U2RXIF | INT2IF | T5IF | T4IF | OC4IF | OC3IF | IC8IF | IC7IF | INT1IF | 0000 0000 0000 0000 |
| IFS2 | 8800 | | | _ | FLTBIF | FLTAIF | LVDIF | DCIIF | QEIIF | PWMIF | C2IF | INT4IF | INT3IF | OC8IF | OC7IF | OC6IF | OC5IF | 0000 0000 0000 0000 |
| IEC0 | 008C | CNIE | MI2CIE | SI2CIE | NVMIE | ADIE | U1TXIE | U1RXIE | SPI1IE | T3IE | T2IE | OC2IE | IC2IE | T1IE | OC1IE | IC1IE | INT0IE | 0000 0000 0000 0000 |
| IEC1 | 008E | IC6IE | IC5IE | IC4IE | IC3IE | C1IE | SPI2IE | U2TXIE | U2RXIE | INT2IE | T5IE | T4IE | OC4IE | OC3IE | IC8IE | IC7IE | INT1IE | 0000 0000 0000 0000 |
| IEC2 | 0090 | _ | _ | _ | FLTBIE | FLTAIE | LVDIE | DCIIE | QEIIE | PWMIE | C2IE | INT4IE | INT3IE | OC8IE | OC7IE | OC6IE | OC5IE | 0000 0000 0000 0000 |
| IPC0 | 0094 | 1 | T1IP<2:0> | | | OC1IP<2:0> | | | 1 | IC1IP<2:0> | | | _ | INT0IP<2:0> | | | 0100 0100 0100 0100 | |
| IPC1 | 0096 | 1 | T3IP<2:0> | | | T2IP<2:0> | | | 1 | OC2IP<2:0> | | | _ | IC2IP<2:0> | | | 0100 0100 0100 0100 | |
| IPC4 | 009C | 1 | OC3IP<2:0> | | | IC8IP<2:0> | | | 1 | IC7IP<2:0> | | | _ | INT1IP<2:0> | | | 0100 0100 0100 0100 | |
| IPC5 | 009E | 1 | INT2IP<2:0> | | | T5IP<2:0> | | > | 1 | | T4IP<2:0> | | _ | OC4IP<2:0> | | > | 0100 0100 0100 0100 | |
| IPC8 | 00A4 | _ | OC8IP<2:0> | | _ | OC7IP<2:0> | | _ | OC6IP<2:0> | | _ | OC5IP<2:0> | | > | 0100 0100 0100 0100 | | | |

Legend: u = uninitialized

Note: The register map will depend on the number of output compare modules on the device. Please refer to the device data sheet for details.

dsPIC30F Family Reference Manual

14.6 Design Tips

Question 1: The Output Compare pin stops functioning even when the OCSIDL bit is not set. Why?

Answer: This is most likely to occur when the TSIDL bit (TxCON<13>) of the associated timer source is set. Therefore, it is the timer that actually goes into Idle mode when the PWRSAV instruction is executed.

Question 2: Can I use the Output Compare modules with the selected time base configured for 32-bit mode?

Answer: No. The T32 bit (TxCON<3>) should be cleared when the timer is used with an output compare module.

14.7 Related Application Notes

This section lists application notes that are related to this section of the manual. These application notes may not be written specifically for the dsPIC30F Product Family, but the concepts are pertinent and could be used with modification and possible limitations. The current application notes related to the Output Compare module are:

Title Application Note #

No related application notes at this time.

: Please visit the Microchip web site (www.microchip.com) for additional Application Notes and code examples for the dsPIC30F Family of devices.

dsPIC30F Family Reference Manual

14.8 Revision History

Revision A

This is the initial released revision of this document.

Revision B

There were no technical content or editorial revisions to this section of the manual, however, this section was updated to reflect Revision B throughout the manual.

Revision C

There were no technical content revisions to this section of the manual, however, this section was updated to reflect Revision C throughout the manual.